(19) World Intellectual Property Organization

International Bureau



: 18418 BILLARA H DEGET LIGHT GALL GALL GALL GEOLD I LE LE COLOR DE LE COLOR DE LE COLOR DE LE COLOR DE LA COL

(43) International Publication Date 19 February 2004 (19.02.2004)

 \mathbb{PCT}

(10) International Publication Number WO 2004/015771 A2

(51) International Patent Classification7: H01L 23/538, 25/10, 23/31

(21) International Application Number:

PCT/JP2003/009958

(22) International Filing Date: 5 August 2003 (05.08.2003)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

9 August 2002 (09.08.2002) 2002-232289 2002-232737 9 August 2002 (09.08.2002) 2002-254695 30 August 2002 (30.08.2002)

- (71) Applicant (for all designated States except US): CA-SIO COMPUTER CO., LTD. [JP/JP]; 6-2, Hon-machi 1-chome, Shibuya-ku, Tokyo 151-8543 (JP).
- (72) Inventors; and
- JOBETTO. (75) Inventors/Applicants (for US only): Hiroyasu [JP/JP]; 1-9-1-610, Kuboyamacho, Hachioji-shi, Tokyo 192-0023 (ЛР). MIHARA, Ichiro [JP/JP]; 6-4-10-505, Nishikicho, Tachikawa-shi, Tokyo 190-0022 (JP).


- (74) Agents: SUZUYE, Takehiko et al.; c/o SUZUYE & SUZUYE, 7-2, Kasumigaseki 3-chome, Chiyoda-ku, Tokyo 100-0013 (JP).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, Cl, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

without international search report and to be republished upon receipt of that report

[Continued on next page]

(54) Title: SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME



(57) Abstract: A semiconductor device includes a semiconductor construction assembly (23) having a semiconductor substrate (24) which has first and second surfaces, and has an integrated circuit element formed on the first surface, a plurality of connection pads (25) which are connected to the integrated circuit element, a protective layer (27) which covers the semiconductor substrate and has openings (28) for exposing the connection pads (25), and conductors (31) which are connected to the connection pads (25), arranged on the protective layer (27), and have pads. An upper insulating layer (37) covers the entire upper surface of the semiconductor construction assembly (23) including the conductors (31) except the pads. A scaling member (34 or 36) covers at least one side surface of the semiconductor construction assembly (23). An upper conductors (43) is formed on the upper insulating layer, and has one ends electrically connected to the pads and an external connection pads, respectively, an external connection pad of at least one of the upper conductors being disposed in a region corresponding to the sealing member.